INTRODUCTION
Silicon carbide (SiC) power electronic devices represent an attractive alternative to traditional siliconbased power devices in many power electronics applications. Wide bandgap (WBG) semiconductor materials offer a number of noteworthy physical properties for the manufacturing of power electronic switches, such as increased power density, high voltage withstanding capability, fast switching characteristics, high temperature operation with increased efficiency [1] , [2] . The latest improvements in the technological processes used in the production of SiC devices have made them rather competitive with silicon (Si) IGBTs [3] . Though SiC MOSFETs are becoming more popular, the scarce reliability evaluation and high cost, especially for power multichip modules, still hinders their diffusion into the [4] . A significant amount of literature has lately focused on the short-circuit (SC) robustness of SiC MOSFETs, mostly for 1.2 kV discrete devices in TO-247 package and recently also for power modules. The testing activity proves that the state-of-the-art SiC devices still present weaker shortcircuit capabilities than the Si IGBT ones, and devices often fail much earlier than within 10 µs, which is the standard requirement for power electronic devices in industry. So far, several interpretations of the internal physical mechanisms responsible for the device's failure have been proposed. Furthermore, a number of electro-thermal models have been used to describe the semiconductor phenomena occurring during SC. Nevertheless, the results are rather scattered and sometimes disagreeing. Table I reports a list of the components, which have been tested under SC in the literature [5] - [13] . A chart of the SC withstanding time (SCWT) and the relative critical energy, i.e. the amount of energy absorbed by the device before failure, is reported in Fig. 1 for the experiments carried out on discrete devices with 600 V DC-bus voltage. Table II shows the SC capability for multi-chip power modules [6] . Some of the discrete devices and none of the modules can withstand more than 10 µs SC time. Fig. 2 shows SCWT of the discrete components vs. their current rating. It is worth to notice that there is no significant correlation between SCWT and current rating. It can be assumed that for the same testing conditions, the different manufacturing process and cell structure of each device type determines the SC performances. Other studies [5] , [12] have proven that there is no significant influence of the gate resistance in the SC performance, while the case temperature and DC bus voltage heavily affect the SCWT and critical energy. Moreover, the failure mode distribution for 1.2 kV devices tested at 600 V is reported in the chart in Fig. 3 . Each of the failure modes, and the physical mechanisms behind it, is examined in detail in the next section.
SHORT-CIRCUIT CAPABILITY

FAILURE MODE ANALYSIS
The most common failure modes according to the present literature are described in the following subsections. In addition, experimental waveforms are provided for each kind of failure, for both discrete devices and power modules. The SC waveforms have been obtained by means of a Non-Destructive Test (NDT) facility available at Aalborg University, Denmark, and presented in [7] . A schematic of the setup is depicted in Fig. 4 .
Gate Oxide Breakdown
The failure mode involving the breakdown of the gate oxide is by far the most common reported in the literature (62% of the 40 reported failures). This can be observed at high DC-bus voltage SC tests with more than 50% of the rated drain-to-source voltage. The plots in Fig. 5 and 6 show a gate breakdown failure for a discrete device (D2) and a power module (M4) at room temperature, respectively. In both cases the failure occurs during turn-off, the control over the channel is lost and the current increases abruptly. A sudden increase in the junction temperature, due to the huge heat generation, damages the oxide layer. The reliability issues of gate oxides for SiC planar devices has been discussed in [2] and [14] . Essentially, in order to keep the gate voltage threshold at reasonably low values, a thinner oxide layer is used in SiC devices. This is more sensitive to higher drain voltage gradients and can result in a gate leakage current, which is further increased by a high-temperature pulse. A gate voltage drop can be observed before the failure, evidencing that the oxide is compromised and gate leakage has significantly increased. In most of the cases, the failure results in a 3-terminal short circuit due to a melting of the whole structure. The studies in [5] and [15] report instead a gate 'soft' failure, i.e. a degradation of the gate structure after repetitive SC pulses, no longer allowing control over the channel. In such cases the device cannot be turned on anymore, but it is not entirely destroyed and preserves drainblocking capability.
Thermal Runaway Failure
The local sudden increase of temperature in the single cell can trigger physical mechanisms that lead to failure in most of the cases [16] . The high energy released in the MOSFET channel region increases temperature and, eventually, the thermal generation in the body/drift junction depletion region [17] . The drift of the generated carriers creates a drain leakage 
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Source metallization current, which can reach considerable values and trigger a positive temperature feedback. A tail current is clearly visible in Fig. 7(a) and its peak value is higher than the rated current for the device (D2). Such a current should not be present in unipolar devices. The SiC MOSFET cell structure (visible in Fig. 8 ) is much thinner and narrower compared to Si devices, thanks to the SiC material properties, which in turn allows for higher power densities. Thus, the energy density is relatively higher and the junction temperature during SC can even reach 1000 K [13] . The heat dissipation is slower than the leakage current increasing rate. This behavior is the reason for a delayed failure mode (after device turn off) like the one that is observed in Fig. 9 . Local defects or slight manufacturing differences can induce a weaker cell to absorb more current than the ones nearby [15] , [18] . The process is irreversible and causes the formation of a hot spot [19] in the die with uneven current density and temperature, which leads to melting of the structure [20] with a drain-to-source shorting as a result. In power modules, this phenomenon is possibly even worsened by the unbalanced current sharing among the paralleled dies because of manufacturing mismatches. The injection of minority carriers (holes) in the p-body region can also trigger another mechanism: the turn-on of the parasitic bipolar transistor (see Fig. 3 ) [19] . The leakage current amplification determined by the activation of the BJT accelerates the thermal runaway failure process.
MODELING ACTIVITY
Modeling is essential to understand the physics behind the failure mode. Table III reports the contributions given in the latest years. In [12] a rather complete physical modeling of the drain leakage current temperature-dependent behavior is given, while in [13] a thermal network is used to simulate the temperature distribution during SC. The studies carried out in [15] and [18] are based on 2D FEM numerical approaches and focus on the thermal runaway failure mode. No simulations of the gate breakdown failure mode are available so far.
PERSPECTIVE TECHNOLOGY IMPROVEMENTS
Fast SC protection circuits have been proposed in [9] and [21] in order to safely turn off the device before it reaches the critical energy. In [22] a p-MOSFET device is presented, having a larger SOA than nMOSFETs. So far, no further solutions at device level have been suggested in order to enhance the SC robustness of these devices. Hence, further research should systematically address the SC ruggedness of the modules and the impact of internal layout and dies paralleling on their reliability.
CONCLUSIONS
The presented literature overview and the experimental characterization have allowed gathering and analyzing a significant amount of information about the state-ofart of SiC MOSFETs short circuit robustness. This goal has been achieved for both discrete devices and power modules. The main conclusions from this study are:
 The increased SiC MOSFETs power density and small chip area results in a significant reduction in SCSOA;  The physical mechanism behind the failure mode have not yet been completely understood and thoroughly explained, especially regarding the gate failure;  Simulations offer an understanding of the physical phenomena but they are far from giving a solid contribution to the robust and reliable design of SiC-based power converters.  So far, very limited amount of solutions have been proposed either to protect the devices or improve their SC performance. Thus, upcoming research efforts should be more focused on these topics, especially gate reliability, to understand and tackle the issues, which, together with their higher cost, still hinder these devices from broad adoption.
